Abstract-Today, control algorithms are being more and more sophisticated due to the customer and governments demands. Then, their real-time implementation becomes a difficult task and needs more and more specific hardware systems with dedicated processors and usually systems-on-chip
DESIGN APPROACH I. INTRODUCTION
Today, variable speed motor control systems have a wide range of applications from industrial robotics to domestic washing machines, each with a specific set of requirements.
Therefore, Motor control is being a vast market (estimated to be $5 billion annually for motors and motor controllers [l] ) and the motor control industry is being a strong aggressive sector. Each industry to remain competitive has to answer the customer and governments demands for lower cost, greater reliability, environmental concerns regarding power consumption, emitted radiation and requirements for greater accuracy. This is achievable only by the use of sophisticated control systems [2,3,4]. The shortest time-to-market is a pressing requirement, consequently development time of new algorithms and new control device and debugging them must be minimized. This requirement can be satisfied only by using a Well-defined System-level design methodology and by reducing the migration time between the algorithm development language and the hardware specification language.
Managing the complexity at higher levels of abstraction is not possible without having a very well-defined systemlevel design flow. Therefore, in this project we propose a new seamless approach, which is a set of models and transformations on the models (Figure 1 ). The models written in programming language (SpecC language) are executables descriptions of the same system at different levels of abstraction in the design process. The transformations are a series of well-defined steps through which the initial specification is gradually mapped onto a detailed implementation description ready for manufacturing. This new approach is based on 4 well-defined models, namely a specification model, an architecture model, a communication model, and finally, an implementation model. After each design step, the design model is statically analyzed to estimate certain quality metrics such as performance, cost, and power consumption. Analysis and estimation results are reported to the user and backannotated into the model for simulation and further synthesis.
In this paper we focus on the synthesis flow which contains the steps of specification, architecture exploration and communication synthesis. Implementation can then be done easily using standard tools. 
SPECIFICATION
The system design process starts with the specification model written by the user to specify the desired system functionality. This model is a purely functional, abstract model that is free of any implementation details. Figure 2 shows the specification model of the DC mntrol system in SpecC language. The used control algorithm (CE-Alg) is composed of two control loops: an outer motion loop (M-Alg) and an inner current loop (C-Alg). Each of them is specified in a separate sub-behavior and associated to a clock-behavior that generated the synchronization event to activate the corresponding control loop at the predefined periodic step. The I/O modules necessary for the control device functioning are specified in two behaviors: the P W behavior represents the PWM' module fhctioning while the ACQ behavior represents the information acquisition modules.
The P W behavior generates two complementary signals CO a n d C; with the same frequency as the current control module clock and according to the pulse width value a (for G) obtained by the current control behavior.
The current acquisition behavior (Aq,) captures the current value vim obtained from the used ADC' component) and computes its average value over the current control period (L). While the speed acquisition behavior ( A q J computes the speed value (a,) from the two signals SO and S1 generated by the optical incremental encoder (sensor used on the process under control). 
w. ARCHITECTURE D ( P L 0 R A T I O N
Architecture exploration is the first part of the system synthesis process that develops system architecture from the specification model. The purpose of architecture exploration is to map the computational parts of the specification onto the components of system architecture. The steps involved in this process are allocation, partitioning and scheduling. Through this process, the specification model is gradually refined into the architecture model.
A. Allomtion
The first task of the architectural exploration process is the allocation of a system target architecture consisting of a set of components and their connectivity. Allocation selects the number and types of processing elements (PES), memories and busses in the architecture, and it defines the way PES and memories are connected over the system busses. (a, i, , Q,) .
B. Variable Partitioning
After behavior partitioning, communication between behaviors mapped to different PES is performed via global, shared variables. Global variables have to be assigned to local memory in the PES or to a dedicated shared memory component. In the refined model after variable partitioning. global variables are replaced with abstract channels and code is inserted into the behaviors to communicate variable values over those channels.
In our application, we use local copies of these variables in each PES (Figure 4) . Updated data values are communicated between ASIC and DSP through 3 abstract channels (C, C,
C. Scheduling
Scheduling determines the execution order of behaviors that execute on inherently sequential PES. Scheduling may be done statically or dynamically [7] . Figure 5 shows the scheduling of the parallel control algorithm running on the DSP core. Due to the dynamic timing relation between motion loop and current loop tasks, a dynamic scheduling scheme is implemented. The motion control represents the main program, which executes in periodic manner (Ts=20ms). Whenever a new current period arrives (TC=284p), the main task is interrupted in order to execute the current control. Exchanges synchronization can be done by an external clock ( Figure 5 ) or by an event generated by the ASIC and precisely by the PWM module since it will integrate a temporization function at the period of T,.
and Ch). 
Intellectual Property
Channel partitioning is the process of mapping and grouping the abstract, global communication channels between components onto the busses of the target architecture. In the refined model, additional top-level channels are used to represent system busses. Then channel partitioning is reflected by hierarchically grouping and encapsulating the abstract, global channels under the top-level bus channels (Figure 7 ). 
A. Protocol Imei-hbn
During the protocol insertion, a description of the protocol is taken out of the protocol library in the form of a protocol channel and inserted into the corresponding virtual system bus channel (Figure 8 ).
The abstract communication primitives provided of the bus channel are rewritten into an implementation using the primitives provided by the protocol layer. The outer application layer of the bus channel implements the required semantics over the actual bus protocol. This includes tasks like synchronization, arbitration, bus addressing, data slicing, and so on.
All the abstract bus channels in the model are replaced with their equivalent hierarchical combinations of protocol and application layers that implements the abstract communication of each bus over the actual protocol for that bus.
Figure 8: Protocol insertion principle
In this example, after protocol insertion, the processor is the central component and the master of the system bus. The software on the processor initiates all data transfers on the processor bus from and to the hardware component. However, these exchanges are initiated either by an external clock or by the hardware component that send an event (IT) at each T, period to the processor by triggering its interrupt in order to execute the exchanges process (Figure 9 ). The exchanges hardware module synchronizes with the DSP by raising the processor's interrupt line IRQC in its first state S1 until a transfer with the address of the custom hardware is recognized. Then the WR control signal is sampled until a falling edge has been detected that signals the beginning of a bus write cycle. Communication continues at the same manner for two read cycles. The obtained communication model is validated and is ready for use directly to generate the implementation model. The leaf behaviors of the design model will be fed into different tools in order to obtain their implementation [9] . 
!(MCS &&
(
VI. CONCLUS~ONS
drive, which can be easily generalized to any other process control.
We have shown the various steps that gradually refines the initial specification down to an actual communication model ready for implementation and manufacturing. The well-defined nature of the presented approach models and transformations helps focusing design efforts on central issues, provides the basis for design automation tools, and enables application of formal methods. The use of the same language for the specification and for the design process reduces significantly the time-to-market by minimizing largely communication among designers and customers.
